SRI JAYACHAMARAJENDRA COLLEGE OF ENGINEERING



- · Constituent College of JSS Science and Technology University
- Approved by A.I.C.T.E
- · Governed by the Grant-in-Aid Rules of Government of Karnataka
- Identified as lead institution for World Bank Assistance under TEQIP Scheme



Semester wise Lab manual Details

SI.No	Semester	Lab Manual
1	III SEM	 Analog Electronics Circuits Lab HSIS Lab Digital System Design Lab
2	IV SEM	 Microcontrollers Lab Communication Lab -I Linear Integrated Circuit Lab
3	V SEM	 Communication Lab-II Digital Signal Processing Lab
4	VI SEM	 Computer Networks Lab VLSI Lab Design and Implementation Lab
5	VII SEM	Power Electronics Lab

Signature of HoD

4 & Herhadelmyny

Dr. U B Mahadevswamy

Dr. U. B. MAHADEVASWAMY

B.E., M.Tech., Ph.D.
Professor & Head
Department of Electronics and
Communication Engineering
Sri Jayachamarajendra College
of Engineering

JSS S & TU, MYSURU Email: mahadevaswamy@sjce.ac.in